Browsing Computer Science and Artificial Intelligence Lab (CSAIL) by Subject "VLSI design for testability"
Now showing items 1-1 of 1
-
Test Generation Guided Design for Testability
(1988-07-01)This thesis presents a new approach to building a design for testability (DFT) system. The system takes a digital circuit description, finds out the problems in testing it, and suggests circuit modifications to correct ...