Noise Reduction Using Low Weight and Constant Weight Coding Techniques
dc.date.accessioned | 2004-10-20T20:22:53Z | |
dc.date.accessioned | 2018-11-24T10:22:47Z | |
dc.date.available | 2004-10-20T20:22:53Z | |
dc.date.available | 2018-11-24T10:22:47Z | |
dc.date.issued | 1990-05-01 | en_US |
dc.identifier.uri | http://hdl.handle.net/1721.1/7029 | |
dc.identifier.uri | http://repository.aust.edu.ng/xmlui/handle/1721.1/7029 | |
dc.description.abstract | Signalling off-chip requires significant current. As a result, a chip's power-supply current changes drastically during certain output-bus transitions. These current fluctuations cause a voltage drop between the chip and circuit board due to the parasitic inductance of the power-supply package leads. Digital designers often go to great lengths to reduce this "transmitted" noise. Cray, for instance, carefully balances output signals using a technique called differential signalling to guarantee a chip has constant output current. Transmitted-noise reduction costs Cray a factor of two in output pins and wires. Coding achieves similar results at smaller costs. | en_US |
dc.format.extent | 6996019 bytes | |
dc.format.extent | 2623293 bytes | |
dc.language.iso | en_US | |
dc.title | Noise Reduction Using Low Weight and Constant Weight Coding Techniques | en_US |
Files in this item
Files | Size | Format | View |
---|---|---|---|
AITR-1232.pdf | 2.623Mb | application/pdf | View/ |
AITR-1232.ps | 6.996Mb | application/postscript | View/ |