Show simple item record

Instruction-Level Execution Migration

dc.date.accessioned2010-04-23T17:15:07Z
dc.date.accessioned2018-11-26T22:26:16Z
dc.date.available2010-04-23T17:15:07Z
dc.date.available2018-11-26T22:26:16Z
dc.date.issued2010-04-17
dc.identifier.urihttp://hdl.handle.net/1721.1/53748
dc.identifier.urihttp://repository.aust.edu.ng/xmlui/handle/1721.1/53748
dc.description.abstractWe introduce the Execution Migration Machine (EM²), a novel data-centric multicore memory system architecture based on computation migration. Unlike traditional distributed memory multicores, which rely on complex cache coherence protocols to move the data to the core where the computation is taking place, our scheme always moves the computation to the core where the data resides. By doing away with the cache coherence protocol, we are able to boost the effectiveness of per-core caches while drastically reducing hardware complexity. To evaluate the potential of EM² architectures, we developed a series of PIN/Graphite-based models of an EM² multicore with 64 x86 cores and, under some simplifying assumptions (a timing model restricted to data memory performance, no instruction cache modeling, high-bandwidth fixed-latency interconnect allowing concurrent migrations), compared them against corresponding directory-based cache-coherent architecture models. We justify our assumptions and show that our conclusions are valid even if our assumptions are removed. Experimental results on a range of SPLASH-2 and PARSEC benchmarks indicate that EM2 can significantly improve per-core cache performance, decreasing overall miss rates by as much as 84% and reducing average memory latency by up to 58%.en_US
dc.format.extent13 p.en_US
dc.titleInstruction-Level Execution Migrationen_US


Files in this item

FilesSizeFormatView
MIT-CSAIL-TR-2010-019.pdf2.469Mbapplication/pdfView/Open

This item appears in the following Collection(s)

Show simple item record