Show simple item record

Scalable directoryless shared memory coherence using execution migration

dc.date.accessioned2010-11-23T20:30:14Z
dc.date.accessioned2018-11-26T22:26:27Z
dc.date.available2010-11-23T20:30:14Z
dc.date.available2018-11-26T22:26:27Z
dc.date.issued2010-11-22
dc.identifier.urihttp://hdl.handle.net/1721.1/60039
dc.identifier.urihttp://repository.aust.edu.ng/xmlui/handle/1721.1/60039
dc.description.abstractWe introduce the concept of deadlock-free migration-based coherent shared memory to the NUCA family of architectures. Migration-based architectures move threads among cores to guarantee sequential semantics in large multicores. Using a execution migration (EM) architecture, we achieve performance comparable to directory-based architectures without using directories: avoiding automatic data replication significantly reduces cache miss rates, while a fast network-level thread migration scheme takes advantage of shared data locality to reduce remote cache accesses that limit traditional NUCA performance. EM area and energy consumption are very competitive, and, on the average, it outperforms a directory-based MOESI baseline by 6.8% and a traditional S-NUCA design by 9.2%. We argue that with EM scaling performance has much lower cost and design complexity than in directory-based coherence and traditional NUCA architectures: by merely scaling network bandwidth from 128 to 256 (512) bit flits, the performance of our architecture improves by an additional 8% (12%), while the baselines show negligible improvement.en_US
dc.format.extent18 p.en_US
dc.subjectmulticoreen_US
dc.subjectmemory architectureen_US
dc.subjectcache coherenceen_US
dc.subjectnucaen_US
dc.titleScalable directoryless shared memory coherence using execution migrationen_US


Files in this item

FilesSizeFormatView
MIT-CSAIL-TR-2010-053.pdf741.9Kbapplication/pdfView/Open

This item appears in the following Collection(s)

Show simple item record