Show simple item record

Proposed Instructions on the GE 635 for List Processing and Push Down Stacks

dc.date.accessioned2004-10-04T14:39:53Z
dc.date.accessioned2018-11-24T10:11:58Z
dc.date.available2004-10-04T14:39:53Z
dc.date.available2018-11-24T10:11:58Z
dc.date.issued1964-09-01en_US
dc.identifier.urihttp://hdl.handle.net/1721.1/6114
dc.identifier.urihttp://repository.aust.edu.ng/xmlui/handle/1721.1/6114
dc.description.abstractThe instructions that transmit data between the index registers and the memory work only on the left half (address) portion of memory. These instructions are LDXn (load index n from address of storage word). And STXn (store the contents of index n in address of storage word). The effective address of both of these instructions includes modification by index registers. A corresponding set of instructions for transmitting data to or from the right half of memory would facilitate list structure operations. The present order code makes it impossible to so list-chaining operations (car or cdr) without disturbing the A or Q registers.en_US
dc.format.extent1162914 bytes
dc.format.extent88986 bytes
dc.language.isoen_US
dc.titleProposed Instructions on the GE 635 for List Processing and Push Down Stacksen_US


Files in this item

FilesSizeFormatView
AIM-072.pdf88.98Kbapplication/pdfView/Open
AIM-072.ps1.162Mbapplication/postscriptView/Open

This item appears in the following Collection(s)

Show simple item record