Show simple item record

Robust, High-Speed Network Design for Large-Scale Multiprocessing

dc.date.accessioned2004-10-20T19:55:06Z
dc.date.accessioned2018-11-24T10:21:52Z
dc.date.available2004-10-20T19:55:06Z
dc.date.available2018-11-24T10:21:52Z
dc.date.issued1993-09-01en_US
dc.identifier.urihttp://hdl.handle.net/1721.1/6790
dc.identifier.urihttp://repository.aust.edu.ng/xmlui/handle/1721.1/6790
dc.description.abstractAs multiprocessor system size scales upward, two important aspects of multiprocessor systems will generally get worse rather than better: (1) interprocessor communication latency will increase and (2) the probability that some component in the system will fail will increase. These problems can prevent us from realizing the potential benefits of large-scale multiprocessing. In this report we consider the problem of designing networks which simultaneously minimize communication latency while maximizing fault tolerance. Using a synergy of techniques including connection topologies, routing protocols, signalling techniques, and packaging technologies we assemble integrated, system-level solutions to this network design problem.en_US
dc.format.extent205 p.en_US
dc.format.extent1915331 bytes
dc.format.extent10054055 bytes
dc.language.isoen_US
dc.subjectfault toleranceen_US
dc.subjectmultipathen_US
dc.subjectnetworken_US
dc.subjectlatencyen_US
dc.subjectsmultiprocessingen_US
dc.subjecttransiten_US
dc.titleRobust, High-Speed Network Design for Large-Scale Multiprocessingen_US


Files in this item

FilesSizeFormatView
AITR-1445.pdf10.05Mbapplication/pdfView/Open
AITR-1445.ps.Z1.915Mbapplication/octet-streamView/Open

This item appears in the following Collection(s)

Show simple item record