Search
Now showing items 1-4 of 4
Designing a Runtime Simulator for Queue Core Processor
(2010-12-12)
NA
Effective Dynamic Re-mapping Algorithm for low power Network- on-chip NoC.
(2010-09-12)
With the increase in the possibility of incorporating multiple cores on a single chip (MCSoC), the issue of an efficient interconnection that is scalable, takes up small area and has low power consumption must be taken ...
Performance Evaluation of Queue Processors Vs Risc Architecture
(2010-12-12)
Nowadays, shifts in Hardware and Software technologies have forced designers and users to look at micro-architecture that process instructions stream with high performance and low power consumption.
In Striving for such ...
Design and Evaluation of an Adaptive Network on Chip for Multicore Architectures
(2009-12-12)
Network – On – Chip (NoC) communication architecture have emerged as a solution to problem of lack of scalability, clock delay, lack of support for concurrent communication and power consumption exhibited by the shared bus ...